Abstract-A hierarchical timing simulation model has been developed to deal with VLSI designs at any level of representation. A set of phys ically based parameters are used to characterize the hehavior and tim ing of a semantic design object (cell) independent of its composition environment. As cells are composed, the parameters of the composite cell can be determined from those of the component cells either ana lytically or by simulation. Based on this model, a behavior-level simu lator has been developed and combined with other tools to form an in tegrated design system that fully supports the structured design methodology.
I. INTRODUCTION
T HE EXPLOSIVE advances in VLSI technology have generated opportunities for revolutionary system de signs. In order to successfully exploit these opportunities, there must be correspondingly aggressive advances in the supporting technologies and sciences. One question that must be addressed is how to manage the increasing com plexity of VLSI systems. Under the well-known struc tured-design methodology [11, [2] , a design is partitioned into several levels of hierarchy, typically from the archi tecture level, block level, logic level to circuit level. This partitioning helps designers focus on one particular level of design at any given time, and allows the complexity of a large system to be managed effectively.
A hierarchical design is best supported by a hierarchical simulator for determining its functionality and perfor mance. The difficulty of a hierarchical simulator, however, is that consistency between different levels of representa tion cannot be easily ensured. As pointed out in [2] , to ensure this consistency requires a good deal of disci pline-in particular, a well-defined and consistent timing convention, and well-defined data types. If these disci plines are followed, then a system can be partitioned suc cessively into hierarchical levels of semantic cells. I
The steady-state behavior of a semantic cell at any level of representation is the only information necessary to de fine its behavioral interface with other semantic cells. Fur thermore, any legal interconnection of several semantic cells is itself a semantic cell, and the behavior of the com posite cell can be derived from the behaviors of the com ponent cells in a consistent manner. Based upon the fixed point algorithm [5] to abstract the behavior of a semantic cell from its implementation, Chen developed a Universal Hierarchical Simulator (UHS) that can be applied to de signs from transistor circuit-level to high-level communi cating sequential processes [3] . The UHS differs in a fun damental way from "mixed mode " simulators, in that it does not constrain the design to certain levels determined a priori, but rather allows the user to define levels that correspond directly to the conceptual blocks of the design. The hierarchical nature of the UHS allows the implemen tation details to be hidden, and therefore yields a clear conceptualization of the design and a very efficient simu lation.
The main concern of the UHS is the functional behavior of a design, not the delay in physical time units. Time delay information is very important to designers because a chip is not correct if it does not run at the desired speed. On the other hand, most simulators that offer accurate time delay information r6], [7] tend to carry too much analog detail; no simple abstraction or composition rules have been derived to allow hierarchical treatment of a compli cated design. Tr aditional logic-delay simulators do not al low accurate enough modeling of the delays introduced by wiring in a VLSI chip. As the complexity of VLSI systems increases, the demand becomes more and more urgent for a UHS style simulation model with the capability of gen erating physical timing rel ations.
To establish such a hierarchical timing model, two pieces of work have been done: 1) an MOS transistor-level (bottom-level) delay model that serves as the basis, and 2) a general composition rule for deriving the behavior and timing of a high-level cell from those of the lower-level component cells. The transistor-level model was presented in [8], [9] ; the general composition rule is discussed in this paper. For any timing discipline, there exists a way to partition a system such that every subsystem is a semantic cel l. In this paper, two-phase synchronous sytems are used as an example to illustrate the principles used in our hi erarchical timing model. These principles apply equally well to other timing disciplines rIO], [11] , and can be ex tended as necessary.
This paper uses the results of our transistor-level model which are summarized in Section II. In Section III, se mantic cells of two-phase synchronous systems are char acterized. Composition of semantic cells is discussed in Section IV. A set of parameters are used to characterize the behavior and timing of a semantic cell independent of its composition environment. As cells are composed, the resulting cell can be described in the same way by the same set of parameters. The number of such parameters
